· Daily Matrices
· DAC Pavilion Panels
· Business Day@DAC
· Search the Program

· Keynotes
· Papers
· Panels
· Special Sessions
· Monday Tutorial
· Friday Tutorials

· Intro to EDA
· Interoperability
· UML for SoC Design
· Women's Workshop

· Structured ASICs
· Power Minimization





TUESDAY, June 8, 2004, 4:30 PM - 6:30 PM | Room: 4
TOPIC AREA:  EMBEDDED SYSTEMS

   SESSION 15
  Memory and Network Optimization in Embedded Designs
  Chair: Faraydon Karim - STMicroelectronics, La Jolla, CA
  Organizers: Adam Donlin, Grant E. Martin

  Generic methods for designing memory and communications architectures for embedded applications are completely insufficient for modern design. This session presents advanced results in new approaches to optimizing memory and network architectures. The first two papers cover run-time scratchpad structures and code compression. The next one links the themes of memory subsystem and on-chip networks together for multi-processor SoC. The final two short papers cover particular aspects of NoC design: moving OS functions for NoC to hardware and designing new hybrid routing algorithms to optimize on-chip communication.

    15.1   An Integrated Hardware Software Approach for Run-Time Scratchpad-Management
  Speaker(s): Francesco Poletti - Univ. Di Bologna, Bologna, Italy
  Author(s): Francesco Poletti - Univ. Di Bologna, Bologna, Italy
Paul Marchal - IMEC, Leuven, Belgium
David Atienza - DACYA/UCM, Madrid, Spain
Luca Benini - Univ. di Bologna, Bologna, Italy
Francky Catthoor - IMEC, Leuven, Belgium
Jose Mendias - DACYA/UCM, Madrid, Spain
    15.2Multi-Profile Based Code Compression
  Speaker(s): Eduardo B. Wanderleynetto - CEFETRN/IC-UNICAMP, Campinas, Brazil
  Author(s): Eduardo B. Wanderleynetto - CEFETRN/IC-UNICAMP, Campinas, Brazil
Rodolfo J. Azevedo - IC-UNICAMP, Campinas, Brazil
Paulo C. Centoducatte - IC-UNICAMP, Campinas, Brazil
Guido S. Araujo - IC-UNICAMP, Campinas, Brazil
    15.3An Efficient Scalable and Flexible Data Transfer Architecture for Multiprocessor SoC with Massive Distributed Memory
  Speaker(s): Bonaciu B. Marius Petru - TIMA Lab., Grenoble, France
  Author(s): Sang Il Han - Seoul National Univ., Seoul, Republc of Korea
Amer Baghdadi - ENST Bretagne, Brest, France
Bonaciu B. Marius Petru - TIMA Lab., Grenoble, France
Soo Ik Chae - Seoul National Univ., Seoul, Republic of Korea
Ahmed Amine Jerraya - TIMA Lab., Grenoble, France
    15.4sOperating-System Controlled Network on Chip
  Speaker(s): Vincent Nollet - IMEC, Leuven, Belgium
  Author(s): Vincent Nollet - IMEC, Leuven, Belgium
Theodore M. Marescaux - IMEC, Leuven, Belgium
Diederik Verkest - IMEC, Leuven, Belgium
Jean-Yves Mignolet - IMEC, Leuven, Belgium
Serge Vernalde - IMEC, Leuven, Belgium
    15.5sDyAD - Smart Routing for Networks-on-Chip
  Speaker(s): Jingcao Hu - Carnegie Mellon Univ., Pittsburgh, PA
  Author(s): Jingcao Hu - Carnegie Mellon Univ., Pittsburgh, PA
Radu Marculescu - Carnegie Mellon Univ., Pittsburgh, PA